

36 Proposed Amendments to the Claims:

37 The following claims are proposed claims and not replacement claims.

38

39 1. A repatterned integrated circuit chip package comprising: first and second  
40 power supply terminals; first and second input terminals; first and second output terminals;  
41 first and second gain resistor terminals; and a plurality of connection pins on said package  
42 for interconnecting with said terminals; said first and second power supply terminals being  
43 connected to pins which are equally spaced from the pins to which said first and second  
44 gain resistor terminals are connected for balancing the effect of the package capacitance  
45 respectively between the pins connected to the first and second power supply terminals and  
46 the pins connected to the first and second gain resistor terminals to reduce and reducing the  
47 common mode error with frequency.

1 2. The repatterned integrated circuit chip package of claim 1 in which one of  
2 said output terminals and one of said power supply terminals are connected together and to  
3 a single pin.

1           3.       A repatterned integrated circuit chip package comprising: first and second  
2 power supply terminals, first and second input terminals; first and second output terminals;  
3 first and second gain resistor terminals; and a plurality of connection pins on said package  
4 for interconnecting with said terminals; said first and second power supply terminals being  
5 connected to pins which are equally spaced from the pins to which are connected said first  
6 and second gain resistor terminals with at least one other of said pins between them,  
7 respectively, for reducing package capacitance respectively between the pins connected to  
8 the first and second power supply terminals and the pins connected to the first and second  
9 gain resistor terminals to reduce and reducing the common mode error with frequency.

4.       The repatterned integrated circuit chip package of claim 3 in which one of  
said output terminals and one of said power supply terminals are connected together and  
to a single pin.

Claims 5-9 (withdrawn)